Physical Design

 Home / Services / Physical Design
Our Physical Design team has together taped out more than 70 ASICs targeted to various fabs such as TSMC, Global Foundries, IBM, TI, Towerjazz in process nodes 130nm, 90nm, 65nm, 40/45nm, 32nm, 28nm, 22nm, 16nm finfet, 14nm finfet. The team has expertise in
Timing Constraints Preparation and Validation
Logic/Physical Synthesis
Full chip partitioning
IO ring preparation
Clock Tree Synthesis
Timing Closure
SI Analysis and Repair
IR drop Analysis and Repair
Static Timing Analysis
Physical Verification
EDA tools from Cadence, Synopsys, Mentor, Apache
© 2016 First Pass Semiconductors Pvt Ltd All rights reserved.
Designed by