Our Physical Design team has together taped out more than 70 ASICs targeted to various fabs such as TSMC, Global Foundries, IBM, TI, Towerjazz in process nodes 130nm, 90nm, 65nm, 40/45nm, 32nm, 28nm, 22nm, 16nm finfet, 14nm finfet. The team has expertise in
Timing Constraints Preparation and Validation
IR drop Analysis and Repair
EDA tools from Cadence, Synopsys, Mentor, Apache